ID Number: G00166473



Market Trends: ASIC Design Starts, 2009
25 March 2009
 
Bryan Lewis   Ganesh Ramamoorthy  

The financial crisis is causing application-specific integrated circuit customers to push out, and in some cases cancel, designs. ASIC design starts fell 9.5% in 2008, and we expect a 22% drop in 2009. Field-programmable gate arrays are replacing ASICs and now have a 30 to 1 edge in design starts.




Price: US$2,495.00

Pages: 24






Browse Topics


Other Options







Contact Gartner





Purchasing this document is fast, easy and secure, but you must be registered with gartner.com so we can track your order. Please select your status from these three choices:
Registration is required to purchase this document.
Or, you can register for gartner.com only.
 You or your organization may already own this document. Register now to find out. Your Gartner Membership Administrator can supply the needed License Key(s).
You will not lose your document during registration.
Sign in here:
Username:

Password:
Forgot your username
or password?







For more information about purchasing this or other documents, contact Gartner at one of the telephone numbers below:
North America:    +1 203-316-3010 7:30 am - 8:00 pm Stamford, CT
Europe:    +44 1784 267770 9:00 am - 5:00 pm London
Asia/Pacific:    +65 6879 2785 9:00 am - 6:00 pm Singapore
Japan:    +81 3 3481 3552 9:00 am - 5:30 pm Tokyo

Table of Contents


    
 What You Need to Know

    
 Key Trends

    
 Contributing Factors to Trends

    
 Analysis

    
 ASIC Design Starts

    
 Financial Crisis Accelerates Decline in ASIC Design Starts
    
 Revenue per ASIC Design Rising
    
 Average Gate Counts Rising
    
 Average Units per Design Rising
    
 Global Design Start Trends — Integration and the Economy

    
 ASIC and ASSP Design Starts
    
 Regional ASIC Design Starts
    
 FPGA/PLD Design Starts
    
 ASIC Design Starts by Application Market
    
 ASIC Design Starts by Manufacturing Process Node
    
 Implications

    
 Recommended Reading


List of Tables


Table 1.  
 Estimated Gate Array, Cell-Based IC and ASSP Design Starts, Worldwide, 2000-2013
 

Table 2.  
 Estimated Percentage Growth of Gate Array, Cell-Based IC and ASSP Design Starts, Worldwide, 2001-2013
 

Table 3.  
 Estimated Percentage of ASIC Design Starts (Tape Outs) by Application Market, Worldwide, 2004-2013
 

Table 4.  
 Estimated Percentage of ASIC Design Starts (Tape Outs) by Drawn Linewidth, Worldwide, 2005-2013
 

Table 5.  
 Estimated Percentage of ASIC Design Starts (Tape Outs) by Drawn Linewidth, the Americas, 2000-2013
 

List of Figures


Figure 1. 
 Estimated Worldwide ASIC Design Starts, Worldwide, 1994-2013
 

Figure 2. 
 Estimated ASIC Revenue per Life of Design in the Americas, 2007 and 2008
 

Figure 3. 
 Estimated ASIC Total Gate Count (Utilized Gates Including Logic and Memory), the Americas, 2007 and 2008
 

Figure 4. 
 Estimated ASIC Production Quantity per Life of Design in the Americas, 2007 and 2008
 

Figure 5. 
 Estimated ASIC Design Starts by Region, 2007 and 2008
 

Figure 6. 
 Estimated FPGA/PLD Design Starts, Worldwide, 1999-2013
 

Figure 7. 
 Estimated Percentage of ASIC Designs (Tape Outs) by Application Market, Worldwide, 2007 and 2008
 

Figure 8. 
 Estimated Worldwide ASIC Design Starts (Tape Outs) by Linewidth, 2008
 

Figure 9. 
 Estimated Percent of ASIC Design Starts (Tape Outs) by Linewidth, the Americas and Worldwide, 2008
 

Figure 10. 
 Estimated Percentage of ASIC Design Starts and Revenue by Drawn Linewidth, the Americas, 2008
 



Browse Topics:
 
Semiconductor Design
Application of Semiconductors
ASICs
ASSPs




This document is published in the following Dataquest Market Insights:
 
Semiconductor Industry Worldwide
System on Chip Segment Worldwide




© 2009 Gartner, Inc. and/or its Affiliates. All Rights Reserved. Reproduction and distribution of this publication in any form without prior written permission is forbidden. The information contained herein has been obtained from sources believed to be reliable. Gartner disclaims all warranties as to the accuracy, completeness or adequacy of such information. Although Gartner's research may discuss legal issues related to the information technology business, Gartner does not provide legal advice or services and its research should not be construed or used as such. Gartner shall have no liability for errors, omissions or inadequacies in the information contained herein or for interpretations thereof. The opinions expressed herein are subject to change without notice.




Resource Id: 919712