Published: 27 February 2012
Analyst(s): Ganesh Ramamoorthy , Bryan Lewis
The rising cost of designing in leading-edge process nodes has slowed growth in 45- and 32-nanometer designs starts in 2011. On the other hand, design starts in 90 nm and 65 nm are holding up firmly.
Trends in the Market
Market: Overall ASIC and ASSP Design Starts Set to Decline 2.9% Through 2016
Regions: Asia/Pacific's Share of Total Design Starts Continues to Grow
Technology: Leading-Edge Design Start Growth Slows as 90 and 65 nm Designs Hold Steady
Contrarian View: ASIC and ASSP Design Starts Slow; FPGA/PLD Design Starts Set to Grow in 2012 and 2013
Vendors to Watch
©2019 Gartner, Inc. and/or its affiliates.
All rights reserved.
Gartner is a registered trademark of Gartner, Inc. and its affiliates.
This publication may not be reproduced or distributed in any form without Gartner’s prior written permission.
It consists of the opinions of Gartner’s research organization, which should not be construed as statements of fact.
While the information contained in this publication has been obtained from sources believed to be reliable, Gartner disclaims all warranties as to the accuracy, completeness or adequacy of such information.
Although Gartner research may address legal and financial issues, Gartner does not provide legal or investment advice and its research should not be construed or used as such.
Your access and use of this publication are governed by Gartner’s Usage Policy.
Gartner prides itself on its reputation for independence and objectivity.
Its research is produced independently by its research organization without input or influence from any third party.
For further information, see
Guiding Principles on Independence and Objectivity.